[1] Sicard E, Jianfei W, Shen R, et al. Recent advances in electromagnetic compatibility of 3D-ICS-Part Ⅱ[J]. IEEE Electromagnetic Compatibility Magazine, 2015, 5(1): 65-74.

[2] Maity D K, Roy S K, Giri C. Identification of random/clustered TSV defects in 3D IC during pre-bond testing[J]. J. of Electronic Testing, 2019, 35(5): 741-759.

[3] Wang F, Zhang Q, Zhou K, et al. Effect of cetyl-trimethyl-ammonium-bromide (CTAB) and bis(3-sulfopropyl) disulfide (SPS) on the through-silicon-via (TSV) copper filling[J]. Microelectronic Engineering, 2019, 217(9): 111109.1-111109.7.

[4] Lee Y W, Lim H, Kang S. Grouping-based TSV test architecture for resistive open and bridge defects in 3-D-ICs[J]. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 2016, 99:1-1.

[7] Halder S, Miller A, Van Puymbroeck J, et al. Metrology and inspection requirements for successful stacking of integrated circuits[J]. IEEE Trans. on Semiconductor Manufacturing, 2014, 27(3): 370-376.

[8] Huang Y J, Pan C L, Lin S C, et al. Machine-learning approach in detection and classification for defects in TSV-based 3D IC[J]. IEEE Trans. on Components Packaging & Manufacturing Technology, 2018, 8(4): 1-8.

[14] He Shuaijia, Gao Hongjun, Wang Lingfeng, et al. Distribution-ally robust planning for integrated energy systems incorporating electric-thermal demand response[J]. Energy, 2020, 213: 118783.

[15] Zhu J, Bykov V, Pagani I, et al. Specific features of eddy current analysis with ANSYS for fast plasma current decay event in W7-X[J]. Fusion Engineering and Design, 2021, 163: 112136.